ReP USP - Resultado da busca

Artigo de periodico
Tag management in a reconfigurable tagged-token dataflow architecture (2015)
Silva, Bruno de Abreu; Silva, Jorge Luiz e
Source: WSEAS Transactions on Computers. Unidade: ICMC
Subjects: SISTEMAS EMBUTIDOS, COMPUTAÇÃO EVOLUTIVA, ROBÓTICA
A citação é gerada automaticamente e pode não estar totalmente de acordo com as normas
ABNT
SILVA, Bruno de Abreu e SILVA, Jorge Luiz e. Tag management in a reconfigurable tagged-token dataflow architecture. WSEAS Transactions on Computers, v. 14, p. 730-739, 2015Tradução . . Disponível em: http://www.wseas.org/multimedia/journals/computers/2015/b425705-187.pdf. Acesso em: 03 maio 2024.
APA
Silva, B. de A., & Silva, J. L. e. (2015). Tag management in a reconfigurable tagged-token dataflow architecture. WSEAS Transactions on Computers, 14, 730-739. Recuperado de http://www.wseas.org/multimedia/journals/computers/2015/b425705-187.pdf
NLM
Silva B de A, Silva JL e. Tag management in a reconfigurable tagged-token dataflow architecture [Internet]. WSEAS Transactions on Computers. 2015 ; 14 730-739.[citado 2024 maio 03 ] Available from: http://www.wseas.org/multimedia/journals/computers/2015/b425705-187.pdf
Vancouver
Silva B de A, Silva JL e. Tag management in a reconfigurable tagged-token dataflow architecture [Internet]. WSEAS Transactions on Computers. 2015 ; 14 730-739.[citado 2024 maio 03 ] Available from: http://www.wseas.org/multimedia/journals/computers/2015/b425705-187.pdf
Artigo de periodico
A dynamic dataflow architecture using partial reconfigurable hardware as an option for multiple cores (2010)
Silva, Jorge Luiz e; Lopes, Joelmir José
Source: WSEAS Transactions on Computers. Unidade: ICMC
Subjects: SISTEMAS EMBUTIDOS, COMPUTAÇÃO EVOLUTIVA, ROBÓTICA
A citação é gerada automaticamente e pode não estar totalmente de acordo com as normas
ABNT
SILVA, Jorge Luiz e e LOPES, Joelmir José. A dynamic dataflow architecture using partial reconfigurable hardware as an option for multiple cores. WSEAS Transactions on Computers, v. 5, n. 9, p. 429-444, 2010Tradução . . Disponível em: http://www.wseas.us/e-library/transactions/computers/2010/42-418.pdf. Acesso em: 03 maio 2024.
APA
Silva, J. L. e, & Lopes, J. J. (2010). A dynamic dataflow architecture using partial reconfigurable hardware as an option for multiple cores. WSEAS Transactions on Computers, 5( 9), 429-444. Recuperado de http://www.wseas.us/e-library/transactions/computers/2010/42-418.pdf
NLM
Silva JL e, Lopes JJ. A dynamic dataflow architecture using partial reconfigurable hardware as an option for multiple cores [Internet]. WSEAS Transactions on Computers. 2010 ; 5( 9): 429-444.[citado 2024 maio 03 ] Available from: http://www.wseas.us/e-library/transactions/computers/2010/42-418.pdf
Vancouver
Silva JL e, Lopes JJ. A dynamic dataflow architecture using partial reconfigurable hardware as an option for multiple cores [Internet]. WSEAS Transactions on Computers. 2010 ; 5( 9): 429-444.[citado 2024 maio 03 ] Available from: http://www.wseas.us/e-library/transactions/computers/2010/42-418.pdf
Artigo de periodico
The C compiler generating a source file in VHDL for a dynamic dataflow machine being executed direct into a hardware (2009)
Silva, Jorge Luiz e; Costa, Kelton Augusto Pontara da; Obac Roda, Valentin
Source: WSEAS Transactions on Computers. Unidade: EESC
Subjects: SISTEMAS EMBUTIDOS, COMPUTAÇÃO EVOLUTIVA, ROBÓTICA
A citação é gerada automaticamente e pode não estar totalmente de acordo com as normas
ABNT
SILVA, Jorge Luiz e e COSTA, Kelton Augusto Pontara da e OBAC RODA, Valentin. The C compiler generating a source file in VHDL for a dynamic dataflow machine being executed direct into a hardware. WSEAS Transactions on Computers, v. 8, n. 12, p. 1908-1916, 2009Tradução . . Acesso em: 03 maio 2024.
APA
Silva, J. L. e, Costa, K. A. P. da, & Obac Roda, V. (2009). The C compiler generating a source file in VHDL for a dynamic dataflow machine being executed direct into a hardware. WSEAS Transactions on Computers, 8( 12), 1908-1916.
NLM
Silva JL e, Costa KAP da, Obac Roda V. The C compiler generating a source file in VHDL for a dynamic dataflow machine being executed direct into a hardware. WSEAS Transactions on Computers. 2009 ; 8( 12): 1908-1916.[citado 2024 maio 03 ]
Vancouver
Silva JL e, Costa KAP da, Obac Roda V. The C compiler generating a source file in VHDL for a dynamic dataflow machine being executed direct into a hardware. WSEAS Transactions on Computers. 2009 ; 8( 12): 1908-1916.[citado 2024 maio 03 ]

USP Schools

ReP

Filtros